2014-04-09 00:19:26 +01:00
|
|
|
// Copyright 2014 Citra Emulator Project
|
2014-12-17 05:38:14 +00:00
|
|
|
// Licensed under GPLv2 or any later version
|
2014-11-19 08:49:13 +00:00
|
|
|
// Refer to the license.txt file included.
|
2014-04-05 03:26:06 +01:00
|
|
|
|
|
|
|
#pragma once
|
|
|
|
|
2014-04-09 01:15:08 +01:00
|
|
|
#include "common/common.h"
|
|
|
|
#include "common/common_types.h"
|
2014-04-05 03:26:06 +01:00
|
|
|
|
2014-12-22 06:30:09 +00:00
|
|
|
namespace Core {
|
|
|
|
struct ThreadContext;
|
|
|
|
}
|
2014-05-20 23:50:16 +01:00
|
|
|
|
2014-04-05 03:26:06 +01:00
|
|
|
/// Generic ARM11 CPU interface
|
2014-04-27 23:29:51 +01:00
|
|
|
class ARM_Interface : NonCopyable {
|
2014-04-05 03:26:06 +01:00
|
|
|
public:
|
|
|
|
ARM_Interface() {
|
2014-05-20 23:52:54 +01:00
|
|
|
num_instructions = 0;
|
2014-04-05 03:26:06 +01:00
|
|
|
}
|
|
|
|
|
2014-11-14 17:10:26 +00:00
|
|
|
virtual ~ARM_Interface() {
|
2014-04-05 03:26:06 +01:00
|
|
|
}
|
|
|
|
|
2014-05-17 16:59:18 +01:00
|
|
|
/**
|
|
|
|
* Runs the CPU for the given number of instructions
|
|
|
|
* @param num_instructions Number of instructions to run
|
|
|
|
*/
|
|
|
|
void Run(int num_instructions) {
|
|
|
|
ExecuteInstructions(num_instructions);
|
2014-06-01 20:08:26 +01:00
|
|
|
this->num_instructions += num_instructions;
|
2014-05-17 16:59:18 +01:00
|
|
|
}
|
|
|
|
|
2014-04-05 20:23:59 +01:00
|
|
|
/// Step CPU by one instruction
|
2014-04-05 06:23:28 +01:00
|
|
|
void Step() {
|
2014-05-17 16:59:18 +01:00
|
|
|
Run(1);
|
2014-04-05 06:23:28 +01:00
|
|
|
}
|
2014-05-17 16:59:18 +01:00
|
|
|
|
2014-04-05 20:23:59 +01:00
|
|
|
/**
|
|
|
|
* Set the Program Counter to an address
|
|
|
|
* @param addr Address to set PC to
|
|
|
|
*/
|
|
|
|
virtual void SetPC(u32 addr) = 0;
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Get the current Program Counter
|
|
|
|
* @return Returns current PC
|
|
|
|
*/
|
2014-04-09 01:38:33 +01:00
|
|
|
virtual u32 GetPC() const = 0;
|
2014-04-05 20:23:59 +01:00
|
|
|
|
|
|
|
/**
|
|
|
|
* Get an ARM register
|
|
|
|
* @param index Register index (0-15)
|
|
|
|
* @return Returns the value in the register
|
|
|
|
*/
|
2014-04-09 01:38:33 +01:00
|
|
|
virtual u32 GetReg(int index) const = 0;
|
2014-04-05 20:23:59 +01:00
|
|
|
|
2014-04-11 00:57:56 +01:00
|
|
|
/**
|
|
|
|
* Set an ARM register
|
|
|
|
* @param index Register index (0-15)
|
|
|
|
* @param value Value to set register to
|
|
|
|
*/
|
|
|
|
virtual void SetReg(int index, u32 value) = 0;
|
|
|
|
|
2014-04-05 20:23:59 +01:00
|
|
|
/**
|
|
|
|
* Get the current CPSR register
|
|
|
|
* @return Returns the value of the CPSR register
|
|
|
|
*/
|
2014-11-19 08:49:13 +00:00
|
|
|
virtual u32 GetCPSR() const = 0;
|
2014-04-05 06:23:28 +01:00
|
|
|
|
2014-05-12 03:14:13 +01:00
|
|
|
/**
|
|
|
|
* Set the current CPSR register
|
|
|
|
* @param cpsr Value to set CPSR to
|
|
|
|
*/
|
|
|
|
virtual void SetCPSR(u32 cpsr) = 0;
|
|
|
|
|
2014-12-24 03:45:52 +00:00
|
|
|
/**
|
|
|
|
* Advance the CPU core by the specified number of ticks (e.g. to simulate CPU execution time)
|
|
|
|
* @param ticks Number of ticks to advance the CPU core
|
|
|
|
*/
|
|
|
|
virtual void AddTicks(u64 ticks) = 0;
|
|
|
|
|
2015-01-26 06:56:17 +00:00
|
|
|
/**
|
|
|
|
* Initializes a CPU context for use on this CPU
|
|
|
|
* @param context Thread context to reset
|
|
|
|
* @param stack_top Pointer to the top of the stack
|
|
|
|
* @param entry_point Entry point for execution
|
|
|
|
* @param arg User argument for thread
|
|
|
|
*/
|
|
|
|
virtual void ResetContext(Core::ThreadContext& context, u32 stack_top, u32 entry_point, u32 arg) = 0;
|
|
|
|
|
2014-05-20 23:50:16 +01:00
|
|
|
/**
|
|
|
|
* Saves the current CPU context
|
|
|
|
* @param ctx Thread context to save
|
|
|
|
*/
|
2014-12-22 06:30:09 +00:00
|
|
|
virtual void SaveContext(Core::ThreadContext& ctx) = 0;
|
2014-05-20 23:50:16 +01:00
|
|
|
|
|
|
|
/**
|
|
|
|
* Loads a CPU context
|
|
|
|
* @param ctx Thread context to load
|
|
|
|
*/
|
2014-12-22 06:30:09 +00:00
|
|
|
virtual void LoadContext(const Core::ThreadContext& ctx) = 0;
|
2014-05-20 23:50:16 +01:00
|
|
|
|
2014-06-02 02:40:10 +01:00
|
|
|
/// Prepare core for thread reschedule (if needed to correctly handle state)
|
|
|
|
virtual void PrepareReschedule() = 0;
|
|
|
|
|
2014-05-20 23:52:54 +01:00
|
|
|
/// Getter for num_instructions
|
2014-04-09 01:38:33 +01:00
|
|
|
u64 GetNumInstructions() {
|
2014-05-20 23:52:54 +01:00
|
|
|
return num_instructions;
|
2014-04-09 01:38:33 +01:00
|
|
|
}
|
2014-04-05 06:23:28 +01:00
|
|
|
|
2015-01-06 01:17:49 +00:00
|
|
|
s64 down_count; ///< A decreasing counter of remaining cycles before the next event, decreased by the cpu run loop
|
|
|
|
|
2014-04-11 00:57:56 +01:00
|
|
|
protected:
|
2014-11-19 08:49:13 +00:00
|
|
|
|
2014-05-17 16:59:18 +01:00
|
|
|
/**
|
|
|
|
* Executes the given number of instructions
|
|
|
|
* @param num_instructions Number of instructions to executes
|
|
|
|
*/
|
|
|
|
virtual void ExecuteInstructions(int num_instructions) = 0;
|
2014-04-05 03:26:06 +01:00
|
|
|
|
2014-04-11 00:57:56 +01:00
|
|
|
private:
|
|
|
|
|
2014-05-20 23:52:54 +01:00
|
|
|
u64 num_instructions; ///< Number of instructions executed
|
2014-04-05 20:23:59 +01:00
|
|
|
|
2014-04-05 03:26:06 +01:00
|
|
|
};
|