cb8abc3ae5
72f7ccd94 oaknut: 1.1.3 0b5745e4e oaknut: Add Windows on Arm support (#1) 5de40335d oaknut: 1.1.2 2952b759f oaknut: Correct MOV (UMOV alias) c90eb31ca oaknut: 1.1.1 7c777a28f oaknut: Fix ADR and ADRP 7470c7611 oaknut: Add ARMv8.2 instructions 9eb7cca88 oaknut: Update README 3fe32849a oaknut: 1.1.0 542128b51 oaknut: Add ARMv8.1 instructions 9acafdcdd oaknut: fpsimd MOV and UMOV corrections 636f91bac oaknut: MOV: Fix MOVN case 9cb332621 oaknut: Implement arranged accessors from DReg and QReg ba2dc2afe oaknut: dx 94bf56b08 oaknut: align aa7a3519f oaknut: Add dw 898f666ec oaknut: Add common system registers git-subtree-dir: externals/oaknut git-subtree-split: 72f7ccd9409dadf6a4ab98bad1fb11fbf0ca4d74
111 lines
4.3 KiB
C++
111 lines
4.3 KiB
C++
// SPDX-FileCopyrightText: Copyright (c) 2022 merryhime <https://mary.rs>
|
|
// SPDX-License-Identifier: MIT
|
|
|
|
void SQRDMLAH(HReg rd, HReg rn, HElem em)
|
|
{
|
|
if (em.reg_index() >= 16)
|
|
throw "InvalidCombination";
|
|
emit<"0111111101LMmmmm1101H0nnnnnddddd", "d", "n", "m", "H", "L", "M">(rd, rn, em.reg_index(), em.elem_index() >> 2, (em.elem_index() >> 1) & 1, em.elem_index() & 1);
|
|
}
|
|
void SQRDMLAH(SReg rd, SReg rn, SElem em)
|
|
{
|
|
emit<"0111111110LMmmmm1101H0nnnnnddddd", "d", "n", "Mm", "H", "L">(rd, rn, em.reg_index(), em.elem_index() >> 1, em.elem_index() & 1);
|
|
}
|
|
void SQRDMLAH(VReg_4H rd, VReg_4H rn, HElem em)
|
|
{
|
|
if (em.reg_index() >= 16)
|
|
throw "InvalidCombination";
|
|
emit<"0010111101LMmmmm1101H0nnnnnddddd", "d", "n", "m", "H", "L", "M">(rd, rn, em.reg_index(), em.elem_index() >> 2, (em.elem_index() >> 1) & 1, em.elem_index() & 1);
|
|
}
|
|
void SQRDMLAH(VReg_8H rd, VReg_8H rn, HElem em)
|
|
{
|
|
if (em.reg_index() >= 16)
|
|
throw "InvalidCombination";
|
|
emit<"0110111101LMmmmm1101H0nnnnnddddd", "d", "n", "m", "H", "L", "M">(rd, rn, em.reg_index(), em.elem_index() >> 2, (em.elem_index() >> 1) & 1, em.elem_index() & 1);
|
|
}
|
|
void SQRDMLAH(VReg_2S rd, VReg_2S rn, SElem em)
|
|
{
|
|
emit<"0010111110LMmmmm1101H0nnnnnddddd", "d", "n", "Mm", "H", "L">(rd, rn, em.reg_index(), em.elem_index() >> 1, em.elem_index() & 1);
|
|
}
|
|
void SQRDMLAH(VReg_4S rd, VReg_4S rn, SElem em)
|
|
{
|
|
emit<"0110111110LMmmmm1101H0nnnnnddddd", "d", "n", "Mm", "H", "L">(rd, rn, em.reg_index(), em.elem_index() >> 1, em.elem_index() & 1);
|
|
}
|
|
void SQRDMLAH(HReg rd, HReg rn, HReg rm)
|
|
{
|
|
emit<"01111110010mmmmm100001nnnnnddddd", "d", "n", "m">(rd, rn, rm);
|
|
}
|
|
void SQRDMLAH(SReg rd, SReg rn, SReg rm)
|
|
{
|
|
emit<"01111110100mmmmm100001nnnnnddddd", "d", "n", "m">(rd, rn, rm);
|
|
}
|
|
void SQRDMLAH(VReg_4H rd, VReg_4H rn, VReg_4H rm)
|
|
{
|
|
emit<"00101110010mmmmm100001nnnnnddddd", "d", "n", "m">(rd, rn, rm);
|
|
}
|
|
void SQRDMLAH(VReg_8H rd, VReg_8H rn, VReg_8H rm)
|
|
{
|
|
emit<"01101110010mmmmm100001nnnnnddddd", "d", "n", "m">(rd, rn, rm);
|
|
}
|
|
void SQRDMLAH(VReg_2S rd, VReg_2S rn, VReg_2S rm)
|
|
{
|
|
emit<"00101110100mmmmm100001nnnnnddddd", "d", "n", "m">(rd, rn, rm);
|
|
}
|
|
void SQRDMLAH(VReg_4S rd, VReg_4S rn, VReg_4S rm)
|
|
{
|
|
emit<"01101110100mmmmm100001nnnnnddddd", "d", "n", "m">(rd, rn, rm);
|
|
}
|
|
void SQRDMLSH(HReg rd, HReg rn, HElem em)
|
|
{
|
|
if (em.reg_index() >= 16)
|
|
throw "InvalidCombination";
|
|
emit<"0111111101LMmmmm1111H0nnnnnddddd", "d", "n", "m", "H", "L", "M">(rd, rn, em.reg_index(), em.elem_index() >> 2, (em.elem_index() >> 1) & 1, em.elem_index() & 1);
|
|
}
|
|
void SQRDMLSH(SReg rd, SReg rn, SElem em)
|
|
{
|
|
emit<"0111111110LMmmmm1111H0nnnnnddddd", "d", "n", "Mm", "H", "L">(rd, rn, em.reg_index(), em.elem_index() >> 1, em.elem_index() & 1);
|
|
}
|
|
void SQRDMLSH(VReg_4H rd, VReg_4H rn, HElem em)
|
|
{
|
|
if (em.reg_index() >= 16)
|
|
throw "InvalidCombination";
|
|
emit<"0010111101LMmmmm1111H0nnnnnddddd", "d", "n", "m", "H", "L", "M">(rd, rn, em.reg_index(), em.elem_index() >> 2, (em.elem_index() >> 1) & 1, em.elem_index() & 1);
|
|
}
|
|
void SQRDMLSH(VReg_8H rd, VReg_8H rn, HElem em)
|
|
{
|
|
if (em.reg_index() >= 16)
|
|
throw "InvalidCombination";
|
|
emit<"0110111101LMmmmm1111H0nnnnnddddd", "d", "n", "m", "H", "L", "M">(rd, rn, em.reg_index(), em.elem_index() >> 2, (em.elem_index() >> 1) & 1, em.elem_index() & 1);
|
|
}
|
|
void SQRDMLSH(VReg_2S rd, VReg_2S rn, SElem em)
|
|
{
|
|
emit<"0010111110LMmmmm1111H0nnnnnddddd", "d", "n", "Mm", "H", "L">(rd, rn, em.reg_index(), em.elem_index() >> 1, em.elem_index() & 1);
|
|
}
|
|
void SQRDMLSH(VReg_4S rd, VReg_4S rn, SElem em)
|
|
{
|
|
emit<"0110111110LMmmmm1111H0nnnnnddddd", "d", "n", "Mm", "H", "L">(rd, rn, em.reg_index(), em.elem_index() >> 1, em.elem_index() & 1);
|
|
}
|
|
void SQRDMLSH(HReg rd, HReg rn, HReg rm)
|
|
{
|
|
emit<"01111110010mmmmm100011nnnnnddddd", "d", "n", "m">(rd, rn, rm);
|
|
}
|
|
void SQRDMLSH(SReg rd, SReg rn, SReg rm)
|
|
{
|
|
emit<"01111110100mmmmm100011nnnnnddddd", "d", "n", "m">(rd, rn, rm);
|
|
}
|
|
void SQRDMLSH(VReg_4H rd, VReg_4H rn, VReg_4H rm)
|
|
{
|
|
emit<"00101110010mmmmm100011nnnnnddddd", "d", "n", "m">(rd, rn, rm);
|
|
}
|
|
void SQRDMLSH(VReg_8H rd, VReg_8H rn, VReg_8H rm)
|
|
{
|
|
emit<"01101110010mmmmm100011nnnnnddddd", "d", "n", "m">(rd, rn, rm);
|
|
}
|
|
void SQRDMLSH(VReg_2S rd, VReg_2S rn, VReg_2S rm)
|
|
{
|
|
emit<"00101110100mmmmm100011nnnnnddddd", "d", "n", "m">(rd, rn, rm);
|
|
}
|
|
void SQRDMLSH(VReg_4S rd, VReg_4S rn, VReg_4S rm)
|
|
{
|
|
emit<"01101110100mmmmm100011nnnnnddddd", "d", "n", "m">(rd, rn, rm);
|
|
}
|