This website requires JavaScript.
Explore
Help
Sign in
mirrors
/
citra
Watch
1
Star
0
Fork
You've already forked citra
0
Code
Issues
Pull requests
Projects
Releases
Packages
Wiki
Activity
7426
commits
1
branch
0
tags
59
MiB
4671ccf416
Commit graph
3 commits
Author
SHA1
Message
Date
Weiyi Wang
4671ccf416
audio_core/lle: implement RecvDataIsReady
2018-12-21 20:49:19 -05:00
Weiyi Wang
b609753fb6
audio_core/lle: implement RecvData
2018-12-21 20:49:19 -05:00
Weiyi Wang
6d51d95d44
audio_core: add teakra and lle interface
2018-12-21 20:49:18 -05:00