2018-01-01 22:34:05 +00:00
|
|
|
/* This file is part of the dynarmic project.
|
|
|
|
* Copyright (c) 2016 MerryMage
|
2020-04-23 15:25:11 +01:00
|
|
|
* SPDX-License-Identifier: 0BSD
|
2018-01-01 22:34:05 +00:00
|
|
|
*/
|
|
|
|
|
|
|
|
#pragma once
|
|
|
|
|
2018-09-07 21:30:12 +01:00
|
|
|
#include <array>
|
2020-04-08 16:56:57 +01:00
|
|
|
#include <optional>
|
|
|
|
#include <set>
|
|
|
|
#include <tuple>
|
2020-05-21 21:31:18 +01:00
|
|
|
|
|
|
|
#include <tsl/robin_map.h>
|
2018-01-01 22:34:05 +00:00
|
|
|
|
2019-05-18 19:10:38 +01:00
|
|
|
#include <dynarmic/A32/a32.h>
|
|
|
|
#include <dynarmic/A32/config.h>
|
|
|
|
|
2018-08-14 19:13:47 +01:00
|
|
|
#include "backend/x64/a32_jitstate.h"
|
|
|
|
#include "backend/x64/block_range_information.h"
|
|
|
|
#include "backend/x64/emit_x64.h"
|
2018-01-01 22:34:05 +00:00
|
|
|
#include "frontend/A32/location_descriptor.h"
|
|
|
|
#include "frontend/ir/terminal.h"
|
|
|
|
|
2020-04-08 11:46:36 +01:00
|
|
|
namespace Dynarmic::Backend::X64 {
|
2018-01-01 22:34:05 +00:00
|
|
|
|
2018-01-01 23:40:34 +00:00
|
|
|
class RegAlloc;
|
|
|
|
|
|
|
|
struct A32EmitContext final : public EmitContext {
|
|
|
|
A32EmitContext(RegAlloc& reg_alloc, IR::Block& block);
|
|
|
|
A32::LocationDescriptor Location() const;
|
2020-04-24 10:00:58 +01:00
|
|
|
bool IsSingleStep() const;
|
2019-03-24 10:59:44 +00:00
|
|
|
FP::FPCR FPCR() const override;
|
2018-01-01 23:40:34 +00:00
|
|
|
};
|
|
|
|
|
2018-01-23 19:16:39 +00:00
|
|
|
class A32EmitX64 final : public EmitX64 {
|
2018-01-01 22:34:05 +00:00
|
|
|
public:
|
2018-02-03 14:28:57 +00:00
|
|
|
A32EmitX64(BlockOfCode& code, A32::UserConfig config, A32::Jit* jit_interface);
|
2018-01-27 02:25:27 +00:00
|
|
|
~A32EmitX64() override;
|
2018-01-01 22:34:05 +00:00
|
|
|
|
|
|
|
/**
|
2019-05-24 06:59:04 +01:00
|
|
|
* Emit host machine code for a basic block with intermediate representation `block`.
|
|
|
|
* @note block is modified.
|
2018-01-01 22:34:05 +00:00
|
|
|
*/
|
2019-05-24 06:59:04 +01:00
|
|
|
BlockDescriptor Emit(IR::Block& block);
|
2018-01-01 22:34:05 +00:00
|
|
|
|
2018-01-23 19:16:39 +00:00
|
|
|
void ClearCache() override;
|
|
|
|
|
|
|
|
void InvalidateCacheRanges(const boost::icl::interval_set<u32>& ranges);
|
|
|
|
|
2018-01-01 22:34:05 +00:00
|
|
|
protected:
|
2018-01-27 22:36:55 +00:00
|
|
|
const A32::UserConfig config;
|
2018-01-04 21:12:02 +00:00
|
|
|
A32::Jit* jit_interface;
|
2018-01-23 19:16:39 +00:00
|
|
|
BlockRangeInformation<u32> block_ranges;
|
2018-01-04 21:12:02 +00:00
|
|
|
|
2020-04-24 10:00:58 +01:00
|
|
|
void EmitCondPrelude(const A32EmitContext& ctx);
|
|
|
|
|
2018-09-07 21:30:12 +01:00
|
|
|
struct FastDispatchEntry {
|
2020-04-15 21:26:48 +01:00
|
|
|
u64 location_descriptor = 0xFFFF'FFFF'FFFF'FFFFull;
|
|
|
|
const void* code_ptr = nullptr;
|
2018-09-07 21:30:12 +01:00
|
|
|
};
|
|
|
|
static_assert(sizeof(FastDispatchEntry) == 0x10);
|
|
|
|
static constexpr u64 fast_dispatch_table_mask = 0xFFFF0;
|
|
|
|
static constexpr size_t fast_dispatch_table_size = 0x10000;
|
|
|
|
std::array<FastDispatchEntry, fast_dispatch_table_size> fast_dispatch_table;
|
|
|
|
void ClearFastDispatchTable();
|
|
|
|
|
2020-04-08 14:49:01 +01:00
|
|
|
std::map<std::tuple<size_t, int, int>, void(*)()> read_fallbacks;
|
|
|
|
std::map<std::tuple<size_t, int, int>, void(*)()> write_fallbacks;
|
|
|
|
void GenFastmemFallbacks();
|
2018-01-04 21:12:02 +00:00
|
|
|
|
2018-09-07 21:30:12 +01:00
|
|
|
const void* terminal_handler_pop_rsb_hint;
|
|
|
|
const void* terminal_handler_fast_dispatch_hint = nullptr;
|
2020-04-15 21:26:48 +01:00
|
|
|
FastDispatchEntry& (*fast_dispatch_table_lookup)(u64) = nullptr;
|
2018-09-07 21:30:12 +01:00
|
|
|
void GenTerminalHandlers();
|
|
|
|
|
2018-01-01 22:34:05 +00:00
|
|
|
// Microinstruction emitters
|
|
|
|
#define OPCODE(...)
|
2018-01-01 23:40:34 +00:00
|
|
|
#define A32OPC(name, type, ...) void EmitA32##name(A32EmitContext& ctx, IR::Inst* inst);
|
2018-01-07 00:11:57 +00:00
|
|
|
#define A64OPC(...)
|
2018-01-01 22:34:05 +00:00
|
|
|
#include "frontend/ir/opcodes.inc"
|
|
|
|
#undef OPCODE
|
|
|
|
#undef A32OPC
|
2018-01-07 00:11:57 +00:00
|
|
|
#undef A64OPC
|
2018-01-01 22:34:05 +00:00
|
|
|
|
2018-07-27 12:42:10 +01:00
|
|
|
// Helpers
|
|
|
|
std::string LocationDescriptorToFriendlyName(const IR::LocationDescriptor&) const override;
|
|
|
|
|
2020-04-08 16:56:57 +01:00
|
|
|
// Fastmem information
|
|
|
|
using DoNotFastmemMarker = std::tuple<IR::LocationDescriptor, std::ptrdiff_t>;
|
|
|
|
struct FastmemPatchInfo {
|
|
|
|
u64 resume_rip;
|
|
|
|
u64 callback;
|
|
|
|
DoNotFastmemMarker marker;
|
|
|
|
};
|
2020-05-21 21:31:18 +01:00
|
|
|
tsl::robin_map<u64, FastmemPatchInfo> fastmem_patch_info;
|
2020-04-08 16:56:57 +01:00
|
|
|
std::set<DoNotFastmemMarker> do_not_fastmem;
|
|
|
|
std::optional<DoNotFastmemMarker> ShouldFastmem(A32EmitContext& ctx, IR::Inst* inst) const;
|
|
|
|
FakeCall FastmemCallback(u64 rip);
|
|
|
|
|
2020-04-08 12:37:18 +01:00
|
|
|
// Memory access helpers
|
2020-06-16 10:20:37 +01:00
|
|
|
template<std::size_t bitsize, auto callback>
|
2020-04-08 12:37:18 +01:00
|
|
|
void ReadMemory(A32EmitContext& ctx, IR::Inst* inst);
|
2020-06-16 10:20:37 +01:00
|
|
|
template<std::size_t bitsize, auto callback>
|
2020-04-08 12:37:18 +01:00
|
|
|
void WriteMemory(A32EmitContext& ctx, IR::Inst* inst);
|
2020-06-16 12:58:18 +01:00
|
|
|
template<std::size_t bitsize, auto callback>
|
|
|
|
void ExclusiveWriteMemory(A32EmitContext& ctx, IR::Inst* inst);
|
2020-04-08 12:37:18 +01:00
|
|
|
|
2018-01-01 22:34:05 +00:00
|
|
|
// Terminal instruction emitters
|
2019-07-27 19:54:57 +01:00
|
|
|
void EmitSetUpperLocationDescriptor(IR::LocationDescriptor new_location, IR::LocationDescriptor old_location);
|
2020-04-24 10:00:58 +01:00
|
|
|
void EmitTerminalImpl(IR::Term::Interpret terminal, IR::LocationDescriptor initial_location, bool is_single_step) override;
|
|
|
|
void EmitTerminalImpl(IR::Term::ReturnToDispatch terminal, IR::LocationDescriptor initial_location, bool is_single_step) override;
|
|
|
|
void EmitTerminalImpl(IR::Term::LinkBlock terminal, IR::LocationDescriptor initial_location, bool is_single_step) override;
|
|
|
|
void EmitTerminalImpl(IR::Term::LinkBlockFast terminal, IR::LocationDescriptor initial_location, bool is_single_step) override;
|
|
|
|
void EmitTerminalImpl(IR::Term::PopRSBHint terminal, IR::LocationDescriptor initial_location, bool is_single_step) override;
|
|
|
|
void EmitTerminalImpl(IR::Term::FastDispatchHint terminal, IR::LocationDescriptor initial_location, bool is_single_step) override;
|
|
|
|
void EmitTerminalImpl(IR::Term::If terminal, IR::LocationDescriptor initial_location, bool is_single_step) override;
|
|
|
|
void EmitTerminalImpl(IR::Term::CheckBit terminal, IR::LocationDescriptor initial_location, bool is_single_step) override;
|
|
|
|
void EmitTerminalImpl(IR::Term::CheckHalt terminal, IR::LocationDescriptor initial_location, bool is_single_step) override;
|
2018-01-01 22:34:05 +00:00
|
|
|
|
|
|
|
// Patching
|
2020-04-15 21:26:48 +01:00
|
|
|
void Unpatch(const IR::LocationDescriptor& target_desc) override;
|
2018-01-01 22:34:05 +00:00
|
|
|
void EmitPatchJg(const IR::LocationDescriptor& target_desc, CodePtr target_code_ptr = nullptr) override;
|
|
|
|
void EmitPatchJmp(const IR::LocationDescriptor& target_desc, CodePtr target_code_ptr = nullptr) override;
|
|
|
|
void EmitPatchMovRcx(CodePtr target_code_ptr = nullptr) override;
|
|
|
|
};
|
|
|
|
|
2020-04-08 11:46:36 +01:00
|
|
|
} // namespace Dynarmic::Backend::X64
|