mirrors/dynarmic
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity

IR: Add IR instruction VectorZeroUpper

Browse source
This commit is contained in:
MerryMage 2018-01-24 17:11:13 +00:00
parent da3e9a5704
commit 285fd22c30
4 changed files with 17 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

11
src/backend_x64/emit_x64_vector.cpp
View file

@ -367,5 +367,16 @@ void EmitX64::EmitVectorBroadcast64(EmitContext& ctx, IR::Inst* inst) {
ctx.reg_alloc.DefineValue(inst, a); ctx.reg_alloc.DefineValue(inst, a);
} }
void EmitX64::EmitVectorZeroUpper(EmitContext& ctx, IR::Inst* inst) {
auto args = ctx.reg_alloc.GetArgumentInfo(inst);
Xbyak::Xmm a = ctx.reg_alloc.UseScratchXmm(args[0]);
code->movq(a, a); // TODO: !IsLastUse
ctx.reg_alloc.DefineValue(inst, a);
}
} // namespace BackendX64 } // namespace BackendX64
} // namespace Dynarmic } // namespace Dynarmic

4
src/frontend/ir/ir_emitter.cpp
View file

@ -761,6 +761,10 @@ U128 IREmitter::VectorPairedAdd64(const U128& a, const U128& b) {
return Inst<U128>(Opcode::VectorPairedAdd64, a, b); return Inst<U128>(Opcode::VectorPairedAdd64, a, b);
} }
U128 IREmitter::VectorZeroUpper(const U128& a) {
return Inst<U128>(Opcode::VectorZeroUpper, a);
}
U32 IREmitter::FPAbs32(const U32& a) { U32 IREmitter::FPAbs32(const U32& a) {
return Inst<U32>(Opcode::FPAbs32, a); return Inst<U32>(Opcode::FPAbs32, a);
} }

1
src/frontend/ir/ir_emitter.h
View file

@ -204,6 +204,7 @@ public:
U128 VectorPairedAdd16(const U128& a, const U128& b); U128 VectorPairedAdd16(const U128& a, const U128& b);
U128 VectorPairedAdd32(const U128& a, const U128& b); U128 VectorPairedAdd32(const U128& a, const U128& b);
U128 VectorPairedAdd64(const U128& a, const U128& b); U128 VectorPairedAdd64(const U128& a, const U128& b);
U128 VectorZeroUpper(const U128& a);
U32 FPAbs32(const U32& a); U32 FPAbs32(const U32& a);
U64 FPAbs64(const U64& a); U64 FPAbs64(const U64& a);

1
src/frontend/ir/opcodes.inc
View file

@ -189,6 +189,7 @@ OPCODE(VectorPairedAdd8, T::U128, T::U128, T::U128
OPCODE(VectorPairedAdd16, T::U128, T::U128, T::U128 ) OPCODE(VectorPairedAdd16, T::U128, T::U128, T::U128 )
OPCODE(VectorPairedAdd32, T::U128, T::U128, T::U128 ) OPCODE(VectorPairedAdd32, T::U128, T::U128, T::U128 )
OPCODE(VectorPairedAdd64, T::U128, T::U128, T::U128 ) OPCODE(VectorPairedAdd64, T::U128, T::U128, T::U128 )
OPCODE(VectorZeroUpper, T::U128, T::U128 )
// Floating-point operations // Floating-point operations
OPCODE(FPAbs32, T::U32, T::U32 ) OPCODE(FPAbs32, T::U32, T::U32 )