frontend/ir_emitter: Add half-precision opcode variant for FPRSqrtEstimate
This commit is contained in:
parent
726b9914c5
commit
5dba99b4f4
5 changed files with 17 additions and 4 deletions
|
@ -920,6 +920,10 @@ static void EmitFPRSqrtEstimate(BlockOfCode& code, EmitContext& ctx, IR::Inst* i
|
|||
code.CallFunction(&FP::FPRSqrtEstimate<FPT>);
|
||||
}
|
||||
|
||||
void EmitX64::EmitFPRSqrtEstimate16(EmitContext& ctx, IR::Inst* inst) {
|
||||
EmitFPRSqrtEstimate<u16>(code, ctx, inst);
|
||||
}
|
||||
|
||||
void EmitX64::EmitFPRSqrtEstimate32(EmitContext& ctx, IR::Inst* inst) {
|
||||
EmitFPRSqrtEstimate<u32>(code, ctx, inst);
|
||||
}
|
||||
|
|
|
@ -1967,11 +1967,18 @@ U16U32U64 IREmitter::FPRoundInt(const U16U32U64& a, FP::RoundingMode rounding, b
|
|||
}
|
||||
}
|
||||
|
||||
U32U64 IREmitter::FPRSqrtEstimate(const U32U64& a) {
|
||||
if (a.GetType() == Type::U32) {
|
||||
U16U32U64 IREmitter::FPRSqrtEstimate(const U16U32U64& a) {
|
||||
switch (a.GetType()) {
|
||||
case Type::U16:
|
||||
return Inst<U16>(Opcode::FPRSqrtEstimate16, a);
|
||||
case Type::U32:
|
||||
return Inst<U32>(Opcode::FPRSqrtEstimate32, a);
|
||||
}
|
||||
case Type::U64:
|
||||
return Inst<U64>(Opcode::FPRSqrtEstimate64, a);
|
||||
default:
|
||||
UNREACHABLE();
|
||||
return U16U32U64{};
|
||||
}
|
||||
}
|
||||
|
||||
U32U64 IREmitter::FPRSqrtStepFused(const U32U64& a, const U32U64& b) {
|
||||
|
|
|
@ -309,7 +309,7 @@ public:
|
|||
U16U32U64 FPRecipExponent(const U16U32U64& a);
|
||||
U32U64 FPRecipStepFused(const U32U64& a, const U32U64& b);
|
||||
U16U32U64 FPRoundInt(const U16U32U64& a, FP::RoundingMode rounding, bool exact);
|
||||
U32U64 FPRSqrtEstimate(const U32U64& a);
|
||||
U16U32U64 FPRSqrtEstimate(const U16U32U64& a);
|
||||
U32U64 FPRSqrtStepFused(const U32U64& a, const U32U64& b);
|
||||
U32U64 FPSqrt(const U32U64& a);
|
||||
U32U64 FPSub(const U32U64& a, const U32U64& b, bool fpcr_controlled);
|
||||
|
|
|
@ -282,6 +282,7 @@ bool Inst::ReadsFromAndWritesToFPSRCumulativeExceptionBits() const {
|
|||
case Opcode::FPRoundInt16:
|
||||
case Opcode::FPRoundInt32:
|
||||
case Opcode::FPRoundInt64:
|
||||
case Opcode::FPRSqrtEstimate16:
|
||||
case Opcode::FPRSqrtEstimate32:
|
||||
case Opcode::FPRSqrtEstimate64:
|
||||
case Opcode::FPRSqrtStepFused32:
|
||||
|
|
|
@ -501,6 +501,7 @@ OPCODE(FPRecipStepFused64, U64, U64,
|
|||
OPCODE(FPRoundInt16, U16, U16, U8, U1 )
|
||||
OPCODE(FPRoundInt32, U32, U32, U8, U1 )
|
||||
OPCODE(FPRoundInt64, U64, U64, U8, U1 )
|
||||
OPCODE(FPRSqrtEstimate16, U16, U16 )
|
||||
OPCODE(FPRSqrtEstimate32, U32, U32 )
|
||||
OPCODE(FPRSqrtEstimate64, U64, U64 )
|
||||
OPCODE(FPRSqrtStepFused32, U32, U32, U32 )
|
||||
|
|
Loading…
Reference in a new issue