mirrors/dynarmic
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity

A64: Specialize arithmetic shift SBFM aliases

Browse source
This commit is contained in:
MerryMage 2020-04-20 20:48:57 +01:00
parent a13392e432
commit 7242388577
4 changed files with 18 additions and 2 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
src/frontend/A64/decoder/a64.inc
View file

@ -27,6 +27,8 @@ INST(MOVK, "MOVK", "z1110
INST(SBFM, "SBFM", "z00100110Nrrrrrrssssssnnnnnddddd")
INST(BFM, "BFM", "z01100110Nrrrrrrssssssnnnnnddddd")
INST(UBFM, "UBFM", "z10100110Nrrrrrrssssssnnnnnddddd")
INST(ASR_1, "ASR (immediate, 32-bit)", "00010011000rrrrr011111nnnnnddddd")
INST(ASR_2, "ASR (immediate, 64-bit)", "1001001101rrrrrr111111nnnnnddddd")
INST(SXTB_1, "SXTB (32-bit)", "0001001100000000000111nnnnnddddd")
INST(SXTB_2, "SXTB (64-bit)", "1001001101000000000111nnnnnddddd")
INST(SXTH_1, "SXTH (32-bit)", "0001001100000000001111nnnnnddddd")

14
src/frontend/A64/translate/impl/data_processing_bitfield.cpp
View file

@ -85,6 +85,20 @@ bool TranslatorVisitor::UBFM(bool sf, bool N, Imm<6> immr, Imm<6> imms, Reg Rn,
return true;
}
bool TranslatorVisitor::ASR_1(Imm<5> immr, Reg Rn, Reg Rd) {
const auto src = X(32, Rn);
const auto result = ir.ArithmeticShiftRightMasked(src, ir.Imm32(immr.ZeroExtend<u32>()));
X(32, Rd, result);
return true;
}
bool TranslatorVisitor::ASR_2(Imm<6> immr, Reg Rn, Reg Rd) {
const auto src = X(64, Rn);
const auto result = ir.ArithmeticShiftRightMasked(src, ir.Imm64(immr.ZeroExtend<u64>()));
X(64, Rd, result);
return true;
}
bool TranslatorVisitor::SXTB_1(Reg Rn, Reg Rd) {
const auto src = X(32, Rn);
const auto result = ir.SignExtendToWord(ir.LeastSignificantByte(src));

2
src/frontend/A64/translate/impl/impl.h
View file

@ -94,6 +94,8 @@ struct TranslatorVisitor final {
bool SBFM(bool sf, bool N, Imm<6> immr, Imm<6> imms, Reg Rn, Reg Rd);
bool BFM(bool sf, bool N, Imm<6> immr, Imm<6> imms, Reg Rn, Reg Rd);
bool UBFM(bool sf, bool N, Imm<6> immr, Imm<6> imms, Reg Rn, Reg Rd);
bool ASR_1(Imm<5> immr, Reg Rn, Reg Rd);
bool ASR_2(Imm<6> immr, Reg Rn, Reg Rd);
bool SXTB_1(Reg Rn, Reg Rd);
bool SXTB_2(Reg Rn, Reg Rd);
bool SXTH_1(Reg Rn, Reg Rd);

2
src/ir_opt/constant_propagation_pass.cpp
View file

@ -12,12 +12,10 @@
#include "frontend/ir/basic_block.h"
#include "frontend/ir/ir_emitter.h"
#include "frontend/ir/opcodes.h"
#include "ir_opt/ir_matcher.h"
#include "ir_opt/passes.h"
namespace Dynarmic::Optimization {
using namespace IRMatcher;
using Op = Dynarmic::IR::Opcode;
namespace {