mirrors/dynarmic
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity

test_generator: Test ASIMD

Browse source
This commit is contained in:
Merry 2022-08-07 13:10:48 +01:00 committed by merry
parent 2532cfba4d
commit 806a50703b
1 changed files with 16 additions and 2 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

18
tests/test_generator.cpp
View file

@ -61,6 +61,20 @@ bool ShouldTestInst(u32 instruction, u32 pc, bool is_thumb, bool is_last_inst, A
case IR::Opcode::A32CoprocGetTwoWords:
case IR::Opcode::A32CoprocLoadWords:
case IR::Opcode::A32CoprocStoreWords:
// Half-precision
case IR::Opcode::FPVectorAbs16:
case IR::Opcode::FPVectorEqual16:
case IR::Opcode::FPVectorMulAdd16:
case IR::Opcode::FPVectorNeg16:
case IR::Opcode::FPVectorRecipEstimate16:
case IR::Opcode::FPVectorRecipStepFused16:
case IR::Opcode::FPVectorRoundInt16:
case IR::Opcode::FPVectorRSqrtEstimate16:
case IR::Opcode::FPVectorRSqrtStepFused16:
case IR::Opcode::FPVectorToSignedFixed16:
case IR::Opcode::FPVectorToUnsignedFixed16:
case IR::Opcode::FPVectorFromHalf32:
case IR::Opcode::FPVectorToHalf32:
return false;
default:
continue;
@ -78,7 +92,7 @@ u32 GenRandomArmInst(u32 pc, bool is_last_inst) {
const std::vector<std::tuple<std::string, const char*>> list{
#define INST(fn, name, bitstring) {#fn, bitstring},
#include "dynarmic/frontend/A32/decoder/arm.inc"
//#include "dynarmic/frontend/A32/decoder/asimd.inc"
#include "dynarmic/frontend/A32/decoder/asimd.inc"
#include "dynarmic/frontend/A32/decoder/vfp.inc"
#undef INST
};
@ -156,7 +170,7 @@ std::vector<u16> GenRandomThumbInst(u32 pc, bool is_last_inst, A32::ITState it_s
const std::vector<std::tuple<std::string, const char*>> asimd_list{
#define INST(fn, name, bitstring) {#fn, bitstring},
//#include "dynarmic/frontend/A32/decoder/asimd.inc"
#include "dynarmic/frontend/A32/decoder/asimd.inc"
#undef INST
};