A64: Implement UABA

Now that we have unsigned absolute difference capabilities, we can just use this to
append onto the result via a vector add.
This commit is contained in:
Lioncash 2018-04-02 11:39:40 -04:00 committed by MerryMage
parent c2e7364d3e
commit a6e264c2dd
2 changed files with 20 additions and 1 deletions

View file

@ -755,7 +755,7 @@ INST(USHL_2, "USHL", "0Q101
INST(UMAX, "UMAX", "0Q101110zz1mmmmm011001nnnnnddddd")
INST(UMIN, "UMIN", "0Q101110zz1mmmmm011011nnnnnddddd")
INST(UABD, "UABD", "0Q101110zz1mmmmm011101nnnnnddddd")
//INST(UABA, "UABA", "0Q101110zz1mmmmm011111nnnnnddddd")
INST(UABA, "UABA", "0Q101110zz1mmmmm011111nnnnnddddd")
INST(SUB_2, "SUB (vector)", "0Q101110zz1mmmmm100001nnnnnddddd")
INST(CMEQ_reg_2, "CMEQ (register)", "0Q101110zz1mmmmm100011nnnnnddddd")
INST(MLS_vec, "MLS (vector)", "0Q101110zz1mmmmm100101nnnnnddddd")

View file

@ -227,6 +227,25 @@ bool TranslatorVisitor::UMAX(bool Q, Imm<2> size, Vec Vm, Vec Vn, Vec Vd) {
return true;
}
bool TranslatorVisitor::UABA(bool Q, Imm<2> size, Vec Vm, Vec Vn, Vec Vd) {
if (size == 0b11) {
return ReservedValue();
}
const size_t datasize = Q ? 128 : 64;
const size_t esize = 8 << size.ZeroExtend();
const IR::U128 operand1 = V(datasize, Vn);
const IR::U128 operand2 = V(datasize, Vm);
const IR::U128 initial_dest = V(datasize, Vd);
const IR::U128 result = ir.VectorAdd(esize, initial_dest,
ir.VectorUnsignedAbsoluteDifference(esize, operand1, operand2));
V(datasize, Vd, result);
return true;
}
bool TranslatorVisitor::UABD(bool Q, Imm<2> size, Vec Vm, Vec Vn, Vec Vd) {
if (size == 0b11) {
return ReservedValue();