thumb32: Implement REV
This commit is contained in:
parent
0304dc7ce4
commit
c60cf921ee
4 changed files with 20 additions and 1 deletions
|
@ -279,7 +279,7 @@ std::optional<std::reference_wrapper<const Thumb32Matcher<V>>> DecodeThumb32(u32
|
||||||
//INST(&V::thumb32_QDADD, "QDADD", "111110101000----1111----1001----"),
|
//INST(&V::thumb32_QDADD, "QDADD", "111110101000----1111----1001----"),
|
||||||
//INST(&V::thumb32_QSUB, "QSUB", "111110101000----1111----1010----"),
|
//INST(&V::thumb32_QSUB, "QSUB", "111110101000----1111----1010----"),
|
||||||
//INST(&V::thumb32_QDSUB, "QDSUB", "111110101000----1111----1011----"),
|
//INST(&V::thumb32_QDSUB, "QDSUB", "111110101000----1111----1011----"),
|
||||||
//INST(&V::thumb32_REV, "REV", "111110101001----1111----1000----"),
|
INST(&V::thumb32_REV, "REV", "111110101001nnnn1111dddd1000mmmm"),
|
||||||
INST(&V::thumb32_REV16, "REV16", "111110101001nnnn1111dddd1001mmmm"),
|
INST(&V::thumb32_REV16, "REV16", "111110101001nnnn1111dddd1001mmmm"),
|
||||||
INST(&V::thumb32_RBIT, "RBIT", "111110101001nnnn1111dddd1010mmmm"),
|
INST(&V::thumb32_RBIT, "RBIT", "111110101001nnnn1111dddd1010mmmm"),
|
||||||
INST(&V::thumb32_REVSH, "REVSH", "111110101001nnnn1111dddd1011mmmm"),
|
INST(&V::thumb32_REVSH, "REVSH", "111110101001nnnn1111dddd1011mmmm"),
|
||||||
|
|
|
@ -44,6 +44,17 @@ bool ThumbTranslatorVisitor::thumb32_RBIT(Reg n, Reg d, Reg m) {
|
||||||
return true;
|
return true;
|
||||||
}
|
}
|
||||||
|
|
||||||
|
bool ThumbTranslatorVisitor::thumb32_REV(Reg n, Reg d, Reg m) {
|
||||||
|
if (m != n || d == Reg::PC || m == Reg::PC) {
|
||||||
|
return UnpredictableInstruction();
|
||||||
|
}
|
||||||
|
|
||||||
|
const auto result = ir.ByteReverseWord(ir.GetRegister(m));
|
||||||
|
|
||||||
|
ir.SetRegister(d, result);
|
||||||
|
return true;
|
||||||
|
}
|
||||||
|
|
||||||
bool ThumbTranslatorVisitor::thumb32_REV16(Reg n, Reg d, Reg m) {
|
bool ThumbTranslatorVisitor::thumb32_REV16(Reg n, Reg d, Reg m) {
|
||||||
if (m != n || d == Reg::PC || m == Reg::PC) {
|
if (m != n || d == Reg::PC || m == Reg::PC) {
|
||||||
return UnpredictableInstruction();
|
return UnpredictableInstruction();
|
||||||
|
|
|
@ -119,6 +119,7 @@ struct ThumbTranslatorVisitor final {
|
||||||
// thumb32 miscellaneous instructions
|
// thumb32 miscellaneous instructions
|
||||||
bool thumb32_CLZ(Reg n, Reg d, Reg m);
|
bool thumb32_CLZ(Reg n, Reg d, Reg m);
|
||||||
bool thumb32_RBIT(Reg n, Reg d, Reg m);
|
bool thumb32_RBIT(Reg n, Reg d, Reg m);
|
||||||
|
bool thumb32_REV(Reg n, Reg d, Reg m);
|
||||||
bool thumb32_REV16(Reg n, Reg d, Reg m);
|
bool thumb32_REV16(Reg n, Reg d, Reg m);
|
||||||
bool thumb32_REVSH(Reg n, Reg d, Reg m);
|
bool thumb32_REVSH(Reg n, Reg d, Reg m);
|
||||||
bool thumb32_SEL(Reg n, Reg d, Reg m);
|
bool thumb32_SEL(Reg n, Reg d, Reg m);
|
||||||
|
|
|
@ -376,6 +376,13 @@ TEST_CASE("Fuzz Thumb32 instructions set", "[JitX64][Thumb][Thumb32]") {
|
||||||
const auto n = Common::Bits<16, 19>(inst);
|
const auto n = Common::Bits<16, 19>(inst);
|
||||||
return m == n && d != 15 && m != 15;
|
return m == n && d != 15 && m != 15;
|
||||||
}),
|
}),
|
||||||
|
ThumbInstGen("111110101001nnnn1111dddd1000mmmm", // REV
|
||||||
|
[](u32 inst) {
|
||||||
|
const auto d = Common::Bits<8, 11>(inst);
|
||||||
|
const auto m = Common::Bits<0, 3>(inst);
|
||||||
|
const auto n = Common::Bits<16, 19>(inst);
|
||||||
|
return m == n && d != 15 && m != 15;
|
||||||
|
}),
|
||||||
ThumbInstGen("111110101001nnnn1111dddd1001mmmm", // REV16
|
ThumbInstGen("111110101001nnnn1111dddd1001mmmm", // REV16
|
||||||
[](u32 inst) {
|
[](u32 inst) {
|
||||||
const auto d = Common::Bits<8, 11>(inst);
|
const auto d = Common::Bits<8, 11>(inst);
|
||||||
|
|
Loading…
Reference in a new issue