A64: Implement FMULX, scalar single/double variant
This commit is contained in:
parent
17f73974f2
commit
f5e11d117a
2 changed files with 12 additions and 1 deletions
|
@ -339,7 +339,7 @@ INST(DUP_elt_1, "DUP (element)", "01011
|
||||||
|
|
||||||
// Data Processing - FP and SIMD - Scalar three
|
// Data Processing - FP and SIMD - Scalar three
|
||||||
//INST(FMULX_vec_1, "FMULX", "01011110010mmmmm000111nnnnnddddd")
|
//INST(FMULX_vec_1, "FMULX", "01011110010mmmmm000111nnnnnddddd")
|
||||||
//INST(FMULX_vec_2, "FMULX", "010111100z1mmmmm110111nnnnnddddd")
|
INST(FMULX_vec_2, "FMULX", "010111100z1mmmmm110111nnnnnddddd")
|
||||||
//INST(FCMEQ_reg_1, "FCMEQ (register)", "01011110010mmmmm001001nnnnnddddd")
|
//INST(FCMEQ_reg_1, "FCMEQ (register)", "01011110010mmmmm001001nnnnnddddd")
|
||||||
INST(FCMEQ_reg_2, "FCMEQ (register)", "010111100z1mmmmm111001nnnnnddddd")
|
INST(FCMEQ_reg_2, "FCMEQ (register)", "010111100z1mmmmm111001nnnnnddddd")
|
||||||
//INST(FRECPS_1, "FRECPS", "01011110010mmmmm001111nnnnnddddd")
|
//INST(FRECPS_1, "FRECPS", "01011110010mmmmm001111nnnnnddddd")
|
||||||
|
|
|
@ -203,6 +203,17 @@ bool TranslatorVisitor::FABD_2(bool sz, Vec Vm, Vec Vn, Vec Vd) {
|
||||||
return true;
|
return true;
|
||||||
}
|
}
|
||||||
|
|
||||||
|
bool TranslatorVisitor::FMULX_vec_2(bool sz, Vec Vm, Vec Vn, Vec Vd) {
|
||||||
|
const size_t esize = sz ? 64 : 32;
|
||||||
|
|
||||||
|
const IR::U32U64 operand1 = V_scalar(esize, Vn);
|
||||||
|
const IR::U32U64 operand2 = V_scalar(esize, Vm);
|
||||||
|
const IR::U32U64 result = ir.FPMulX(operand1, operand2);
|
||||||
|
|
||||||
|
V_scalar(esize, Vd, result);
|
||||||
|
return true;
|
||||||
|
}
|
||||||
|
|
||||||
bool TranslatorVisitor::FRECPS_2(bool sz, Vec Vm, Vec Vn, Vec Vd) {
|
bool TranslatorVisitor::FRECPS_2(bool sz, Vec Vm, Vec Vn, Vec Vd) {
|
||||||
const size_t esize = sz ? 64 : 32;
|
const size_t esize = sz ? 64 : 32;
|
||||||
|
|
||||||
|
|
Loading…
Reference in a new issue