Merry
|
6ad7758165
|
backend/arm64: Implement AndNot
|
2022-10-18 15:04:30 +01:00 |
|
Merry
|
fcd2bd600e
|
backend/arm64: Implement Or
|
2022-10-18 15:04:30 +01:00 |
|
Merry
|
4cff0d9977
|
backend/arm64: Implement Eor
|
2022-10-18 15:04:30 +01:00 |
|
Merry
|
4e3fd70f6e
|
backend/arm64: Implement And64
|
2022-10-18 15:04:30 +01:00 |
|
Merry
|
32e54481e7
|
github: Test arm64 backend
|
2022-10-18 15:04:30 +01:00 |
|
Merry
|
129af4f6b4
|
backend/arm64: Implement A32SetCpsrNZ
|
2022-10-18 15:04:30 +01:00 |
|
Merry
|
7056913b6b
|
backend/arm64: Implement And32
|
2022-10-18 15:04:30 +01:00 |
|
Merry
|
f97b520221
|
backend/arm64: Implement RotateRight32
|
2022-10-18 15:04:30 +01:00 |
|
Merry
|
6885f9a6d8
|
backend/arm64: Invalidation fixes
|
2022-10-18 15:04:30 +01:00 |
|
Merry
|
eaf87ec1e4
|
backend/arm64: Simple implementation of memory read/write
|
2022-10-18 15:04:30 +01:00 |
|
Merry
|
77634509b5
|
arm64/abi: Deduplicate register code
|
2022-10-18 15:04:30 +01:00 |
|
Merry
|
f3bf27c816
|
backend/arm64: Implement Devirtualize
|
2022-10-18 15:04:30 +01:00 |
|
Merry
|
6239eb5eb6
|
oaknut: dx
|
2022-10-18 15:04:30 +01:00 |
|
Merry
|
9a35946aec
|
oaknut: align
|
2022-10-18 15:04:30 +01:00 |
|
Merry
|
2e72d69268
|
backend/arm64: ABI
|
2022-10-18 15:04:30 +01:00 |
|
Merry
|
e1ad7ef482
|
oaknut: Add dw
|
2022-10-18 15:04:30 +01:00 |
|
Merry
|
f74a5f262f
|
backend/arm64/reg_alloc: RAReg is non-copyable and non-moveable
|
2022-10-18 15:04:30 +01:00 |
|
Merry
|
3a3b43b963
|
backend/arm64: Implement A32ClearExclusive
|
2022-10-18 15:04:30 +01:00 |
|
Merry
|
9bdff6a9aa
|
constant_propagation_pass: Shift with non-zero value does not require c flag as input
|
2022-10-18 15:04:30 +01:00 |
|
Merry
|
5a864f41c6
|
backend/arm64/reg_alloc: Implement DefineAsRegister
|
2022-10-18 15:04:30 +01:00 |
|
Merry
|
16701ae6d5
|
backend/arm64/reg_alloc: Use NZCV instead of magic numbers
|
2022-10-18 15:04:30 +01:00 |
|
Merry
|
ba00b3586c
|
oaknut: Add common system registers
|
2022-10-18 15:04:30 +01:00 |
|
Merry
|
c2ff75e29c
|
backend/arm64: Implement Sub
|
2022-10-18 15:04:30 +01:00 |
|
Merry
|
8ac57bd6ed
|
backend/arm64/reg_alloc: Assert on bad RAReg
|
2022-10-18 15:04:30 +01:00 |
|
Merry
|
78bc0812b9
|
backend/arm64/reg_alloc: More flag handling
|
2022-10-18 15:04:30 +01:00 |
|
Merry
|
21601764de
|
backend/arm64: Implement Add
|
2022-10-18 15:04:30 +01:00 |
|
Merry
|
679efb9c44
|
backend/arm64: Implement A32SetCpsrNZCV
|
2022-10-18 15:04:30 +01:00 |
|
Merry
|
67df13f886
|
backend/arm64: Update for new C flag representation
|
2022-10-18 15:04:30 +01:00 |
|
Merry
|
d69582f548
|
backend/arm64/reg_alloc: Tidy up HostLocInfo
|
2022-10-18 15:04:30 +01:00 |
|
Merry
|
01f28facbd
|
abi: Add Rscratch{0,1}
|
2022-10-18 15:04:30 +01:00 |
|
Merry
|
8b41755db0
|
ir_emitter: Remove unused ResultAndCarryAndOverflow structure
|
2022-10-18 15:04:30 +01:00 |
|
Merry
|
b6bb94872a
|
backend/arm64: Implement IsZero64
|
2022-10-18 15:04:30 +01:00 |
|
Merry
|
3821c4a16b
|
backend/arm64: Implement MostSignificantWord
|
2022-10-18 15:04:30 +01:00 |
|
Merry
|
ec3c597591
|
backend/arm64: Implement LeastSignificantByte
|
2022-10-18 15:04:30 +01:00 |
|
Merry
|
a33d186fea
|
backend/arm64: Implement LeastSignificantHalf
|
2022-10-18 15:04:30 +01:00 |
|
Merry
|
163ed9b185
|
backend/arm64: Implement LeastSignificantWord
|
2022-10-18 15:04:30 +01:00 |
|
Merry
|
7c86b06233
|
backend/arm64: Implement Pack2x64To1x128
|
2022-10-18 15:04:30 +01:00 |
|
Merry
|
98806139a5
|
backend/arm64/reg_alloc: Argument HostLoc location
|
2022-10-18 15:04:30 +01:00 |
|
Merry
|
fe4e864e4c
|
backend/arm64: Implement Pack2x32To1x64
|
2022-10-18 15:04:30 +01:00 |
|
Merry
|
ff9b92c791
|
backend/arm64: Implement NZCVFromPackedFlags
|
2022-10-18 15:04:30 +01:00 |
|
Merry
|
7ea97f7629
|
backend/arm64: Implement GetLowerFromOp
|
2022-10-18 15:04:30 +01:00 |
|
Merry
|
92026a456a
|
backend/arm64: Implement GetUpperFromOp
|
2022-10-18 15:04:30 +01:00 |
|
Merry
|
8c4ea10a38
|
backend/arm64: Implement GetNZCVFromOp
|
2022-10-18 15:04:30 +01:00 |
|
Merry
|
e34749336a
|
backend/arm64: Implement GetGEFromOp
|
2022-10-18 15:04:30 +01:00 |
|
Merry
|
fbcbc1d90d
|
backend/arm64: Implement GetOverflowFromOp
|
2022-10-18 15:04:30 +01:00 |
|
Merry
|
fb3b828158
|
backend/arm64: Implement Identity
|
2022-10-18 15:04:30 +01:00 |
|
Merry
|
97ba8a0f14
|
backend/arm64: Implement Void
|
2022-10-18 15:04:30 +01:00 |
|
Merry
|
2a24bb2c1e
|
backend/arm64: Implement Breakpoint
|
2022-10-18 15:04:30 +01:00 |
|
Merry
|
3a11467220
|
backend/arm64: Stub all IR instruction implementations
|
2022-10-18 15:04:30 +01:00 |
|
Merry
|
402abf5ea3
|
backend/arm64: Implement A32GetExtendedRegister
|
2022-10-18 15:04:30 +01:00 |
|