Lioncash
|
bd892ec4ef
|
frontend/ir/ir_emitter: Amend FPRecipExponent to handle half-precision floating point
|
2020-04-22 20:58:11 +01:00 |
|
Lioncash
|
7c81a58ed3
|
frontend/ir/ir_emitter: Alter parameters of FPDoubleToSingle() and FPSingleToDouble() to pass along desired rounding mode
This will be necessary to special-case the non-IEEE Von Neumann rounding
to odd rounding mode.
|
2020-04-22 20:58:10 +01:00 |
|
Lioncash
|
9cf3c25811
|
frontend/ir/ir_emitter: Add opcodes for floating point reciprocal exponents
|
2020-04-22 20:58:10 +01:00 |
|
MerryMage
|
03ad2072a7
|
emit_x64_floating_point: Reduce fallback LUT code in EmitFPToFixed
|
2020-04-22 20:55:06 +01:00 |
|
MerryMage
|
90193b0e3d
|
IR: Add fbits argument to FixedToFP-related opcodes
|
2020-04-22 20:55:06 +01:00 |
|
MerryMage
|
3caeb62ef1
|
emit_x64_floating_point: Hardware FMA implementation of FPRSqrtStepFused
|
2020-04-22 20:55:06 +01:00 |
|
MerryMage
|
344ee76aba
|
emit_x64_floating_point: Hardware FMA implementation of FPRecipStepFused{32,64}
|
2020-04-22 20:55:06 +01:00 |
|
MerryMage
|
27427595b7
|
emit_x64_floating_point: EmitFPToFixed: maxsd optimization
maxsd is not required when doing a signed conversion, because x64
produces a 0x80...00 value for out of range values.
|
2020-04-22 20:53:46 +01:00 |
|
MerryMage
|
1abf82ac4a
|
emit_x64_floating_point: ZeroIfNaN: pxor -> xorps
xorps is shorter and more appropriate here.
|
2020-04-22 20:53:46 +01:00 |
|
BreadFish64
|
2a65442933
|
Backend: Create "backend" folder
similar to the "frontend" folder
|
2020-04-22 20:53:46 +01:00 |
|