mirrors/sirit
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity

Rename Assembly -> Assemble

Browse source
This commit is contained in:
ReinUsesLisp 2018-08-31 03:41:30 -03:00
parent beaf57a8e5
commit 2bafba1a17
4 changed files with 4 additions and 4 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
README.md
View file

@ -54,5 +54,5 @@ MyModule module;
module.Generate(); module.Generate();
module.Optimize(2); module.Optimize(2);
std::vector<std::uint8_t> code{module.Assembly()}; std::vector<std::uint8_t> code{module.Assemble()};
``` ```

2
include/sirit/sirit.h
View file

@ -33,7 +33,7 @@ public:
* It can be called multiple times but it's recommended to copy code externally. * It can be called multiple times but it's recommended to copy code externally.
* @return A stream of bytes representing a SPIR-V module. * @return A stream of bytes representing a SPIR-V module.
*/ */
std::vector<std::uint8_t> Assembly() const; std::vector<std::uint8_t> Assemble() const;
/** /**
* Optimizes module's IR. * Optimizes module's IR.

2
src/sirit.cpp
View file

@ -24,7 +24,7 @@ Module::Module() {}
Module::~Module() = default; Module::~Module() = default;
std::vector<u8> Module::Assembly() const { std::vector<u8> Module::Assemble() const {
std::vector<u8> bytes; std::vector<u8> bytes;
Stream stream{bytes}; Stream stream{bytes};

2
tests/main.cpp
View file

@ -66,7 +66,7 @@ int main(int argc, char** argv) {
module.Generate(); module.Generate();
module.Optimize(2); module.Optimize(2);
std::vector<std::uint8_t> code{module.Assembly()}; std::vector<std::uint8_t> code{module.Assemble()};
FILE* file = fopen("sirit.spv", "wb"); FILE* file = fopen("sirit.spv", "wb");
fwrite(code.data(), 1, code.size(), file); fwrite(code.data(), 1, code.size(), file);