a32_jitstate: Rename FPSCR_mode to fpcr_mode
This commit is contained in:
parent
49fca15f90
commit
76f986979d
5 changed files with 10 additions and 10 deletions
|
@ -220,11 +220,11 @@ void A32EmitX64::GenTerminalHandlers() {
|
|||
// PC ends up in ebp, location_descriptor ends up in rbx
|
||||
const auto calculate_location_descriptor = [this] {
|
||||
// This calculation has to match up with IREmitter::PushRSB
|
||||
// TODO: Optimization is available here based on known state of FPSCR_mode and CPSR_et.
|
||||
// TODO: Optimization is available here based on known state of fpcr_mode and CPSR_et.
|
||||
code.mov(ecx, MJitStateReg(A32::Reg::PC));
|
||||
code.mov(ebp, ecx);
|
||||
code.shl(rcx, 32);
|
||||
code.mov(ebx, dword[r15 + offsetof(A32JitState, FPSCR_mode)]);
|
||||
code.mov(ebx, dword[r15 + offsetof(A32JitState, fpcr_mode)]);
|
||||
code.or_(ebx, dword[r15 + offsetof(A32JitState, CPSR_et)]);
|
||||
code.or_(rbx, rcx);
|
||||
};
|
||||
|
|
|
@ -114,7 +114,7 @@ private:
|
|||
|
||||
u32 pc = jit_state.Reg[15];
|
||||
A32::PSR cpsr{jit_state.Cpsr()};
|
||||
A32::FPSCR fpscr{jit_state.FPSCR_mode};
|
||||
A32::FPSCR fpscr{jit_state.fpcr_mode};
|
||||
A32::LocationDescriptor descriptor{pc, cpsr, fpscr};
|
||||
|
||||
return this_.GetBasicBlock(descriptor).entrypoint;
|
||||
|
@ -271,7 +271,7 @@ void TransferJitState(A32JitState& dest, const A32JitState& src, bool reset_rsb)
|
|||
dest.ExtReg = src.ExtReg;
|
||||
dest.guest_MXCSR = src.guest_MXCSR;
|
||||
dest.fpsr_idc = src.fpsr_idc;
|
||||
dest.FPSCR_mode = src.FPSCR_mode;
|
||||
dest.fpcr_mode = src.fpcr_mode;
|
||||
dest.FPSCR_nzcv = src.FPSCR_nzcv;
|
||||
if (reset_rsb) {
|
||||
dest.ResetRSB();
|
||||
|
|
|
@ -154,11 +154,11 @@ constexpr u32 FPSCR_MODE_MASK = A32::LocationDescriptor::FPSCR_MODE_MASK;
|
|||
constexpr u32 FPSCR_NZCV_MASK = 0xF0000000;
|
||||
|
||||
u32 A32JitState::Fpscr() const {
|
||||
ASSERT((FPSCR_mode & ~FPSCR_MODE_MASK) == 0);
|
||||
ASSERT((fpcr_mode & ~FPSCR_MODE_MASK) == 0);
|
||||
ASSERT((FPSCR_nzcv & ~FPSCR_NZCV_MASK) == 0);
|
||||
ASSERT((fpsr_idc & ~(1 << 7)) == 0);
|
||||
|
||||
u32 FPSCR = FPSCR_mode | FPSCR_nzcv;
|
||||
u32 FPSCR = fpcr_mode | FPSCR_nzcv;
|
||||
FPSCR |= (guest_MXCSR & 0b0000000000001); // IOC = IE
|
||||
FPSCR |= (guest_MXCSR & 0b0000000111100) >> 1; // IXC, UFC, OFC, DZC = PE, UE, OE, ZE
|
||||
FPSCR |= fpsr_idc;
|
||||
|
@ -169,7 +169,7 @@ u32 A32JitState::Fpscr() const {
|
|||
|
||||
void A32JitState::SetFpscr(u32 FPSCR) {
|
||||
old_FPSCR = FPSCR;
|
||||
FPSCR_mode = FPSCR & FPSCR_MODE_MASK;
|
||||
fpcr_mode = FPSCR & FPSCR_MODE_MASK;
|
||||
FPSCR_nzcv = FPSCR & FPSCR_NZCV_MASK;
|
||||
guest_MXCSR = 0;
|
||||
|
||||
|
@ -192,7 +192,7 @@ void A32JitState::SetFpscr(u32 FPSCR) {
|
|||
}
|
||||
|
||||
u64 A32JitState::GetUniqueHash() const noexcept {
|
||||
return CPSR_et | FPSCR_mode | (static_cast<u64>(Reg[15]) << 32);
|
||||
return CPSR_et | fpcr_mode | (static_cast<u64>(Reg[15]) << 32);
|
||||
}
|
||||
|
||||
} // namespace Dynarmic::BackendX64
|
||||
|
|
|
@ -70,7 +70,7 @@ struct A32JitState {
|
|||
u32 fpsr_exc = 0;
|
||||
u32 fpsr_qc = 0; // Dummy value
|
||||
u32 fpsr_idc = 0;
|
||||
u32 FPSCR_mode = 0;
|
||||
u32 fpcr_mode = 0;
|
||||
u32 FPSCR_nzcv = 0;
|
||||
u32 old_FPSCR = 0;
|
||||
u32 Fpscr() const;
|
||||
|
|
|
@ -290,7 +290,7 @@ void A64EmitX64::GenTerminalHandlers() {
|
|||
// PC ends up in rbp, location_descriptor ends up in rbx
|
||||
const auto calculate_location_descriptor = [this] {
|
||||
// This calculation has to match up with A64::LocationDescriptor::UniqueHash
|
||||
// TODO: Optimization is available here based on known state of FPSCR_mode and CPSR_et.
|
||||
// TODO: Optimization is available here based on known state of fpcr.
|
||||
code.mov(rbp, qword[r15 + offsetof(A64JitState, pc)]);
|
||||
code.mov(rcx, A64::LocationDescriptor::PC_MASK);
|
||||
code.and_(rcx, rbp);
|
||||
|
|
Loading…
Reference in a new issue