dynarmic/src/frontend/ir/ir_emitter.h

193 lines
8.3 KiB
C
Raw Normal View History

2016-07-01 14:01:06 +01:00
/* This file is part of the dynarmic project.
* Copyright (c) 2016 MerryMage
* This software may be used and distributed according to the terms of the GNU
* General Public License version 2 or any later version.
*/
#pragma once
#include <initializer_list>
#include "common/common_types.h"
#include "frontend/ir/basic_block.h"
#include "frontend/ir/location_descriptor.h"
#include "frontend/ir/terminal.h"
#include "frontend/ir/value.h"
// ARM JIT Microinstruction Intermediate Representation
//
// This intermediate representation is an SSA IR. It is designed primarily for analysis,
// though it can be lowered into a reduced form for interpretation. Each IR node (Value)
// is a microinstruction of an idealised ARM CPU. The choice of microinstructions is made
// not based on any existing microarchitecture but on ease of implementation.
2016-07-01 14:01:06 +01:00
namespace Dynarmic {
namespace IR {
2016-07-01 14:01:06 +01:00
enum class Opcode;
2016-08-12 18:17:31 +01:00
/**
* Convenience class to construct a basic block of the intermediate representation.
* `block` is the resulting block.
* The user of this class updates `current_location` as appropriate.
*/
2016-07-01 14:01:06 +01:00
class IREmitter {
public:
explicit IREmitter(LocationDescriptor descriptor) : block(descriptor), current_location(descriptor) {}
Block block;
LocationDescriptor current_location;
2016-07-01 14:01:06 +01:00
struct ResultAndCarry {
Value result;
Value carry;
2016-07-01 14:01:06 +01:00
};
struct ResultAndCarryAndOverflow {
Value result;
Value carry;
Value overflow;
};
2016-07-01 14:01:06 +01:00
void Unimplemented();
u32 PC();
u32 AlignPC(size_t alignment);
2016-07-01 14:01:06 +01:00
Value Imm1(bool value);
Value Imm8(u8 value);
Value Imm32(u32 value);
Value GetRegister(Arm::Reg source_reg);
Value GetExtendedRegister(Arm::ExtReg source_reg);
void SetRegister(const Arm::Reg dest_reg, const Value& value);
void SetExtendedRegister(const Arm::ExtReg dest_reg, const Value& value);
void ALUWritePC(const Value& value);
void BranchWritePC(const Value& value);
void BXWritePC(const Value& value);
void LoadWritePC(const Value& value);
void CallSupervisor(const Value& value);
void PushRSB(const LocationDescriptor& return_location);
Value GetCpsr();
void SetCpsr(const Value& value);
Value GetCFlag();
void SetNFlag(const Value& value);
void SetZFlag(const Value& value);
void SetCFlag(const Value& value);
void SetVFlag(const Value& value);
void OrQFlag(const Value& value);
2016-11-23 19:44:27 +00:00
Value GetGEFlags();
void SetGEFlags(const Value& value);
2016-08-26 22:47:54 +01:00
Value GetFpscr();
void SetFpscr(const Value& new_fpscr);
Value GetFpscrNZCV();
void SetFpscrNZCV(const Value& new_fpscr_nzcv);
Value Pack2x32To1x64(const Value& lo, const Value& hi);
Value LeastSignificantWord(const Value& value);
ResultAndCarry MostSignificantWord(const Value& value);
Value LeastSignificantHalf(const Value& value);
Value LeastSignificantByte(const Value& value);
Value MostSignificantBit(const Value& value);
Value IsZero(const Value& value);
Value IsZero64(const Value& value);
ResultAndCarry LogicalShiftLeft(const Value& value_in, const Value& shift_amount, const Value& carry_in);
ResultAndCarry LogicalShiftRight(const Value& value_in, const Value& shift_amount, const Value& carry_in);
Value LogicalShiftRight64(const Value& value_in, const Value& shift_amount);
ResultAndCarry ArithmeticShiftRight(const Value& value_in, const Value& shift_amount, const Value& carry_in);
ResultAndCarry RotateRight(const Value& value_in, const Value& shift_amount, const Value& carry_in);
ResultAndCarry RotateRightExtended(const Value& value_in, const Value& carry_in);
ResultAndCarryAndOverflow AddWithCarry(const Value& a, const Value& b, const Value& carry_in);
Value Add(const Value& a, const Value& b);
Value Add64(const Value& a, const Value& b);
ResultAndCarryAndOverflow SubWithCarry(const Value& a, const Value& b, const Value& carry_in);
Value Sub(const Value& a, const Value& b);
Value Sub64(const Value& a, const Value& b);
Value Mul(const Value& a, const Value& b);
Value Mul64(const Value& a, const Value& b);
Value And(const Value& a, const Value& b);
Value Eor(const Value& a, const Value& b);
Value Or(const Value& a, const Value& b);
Value Not(const Value& a);
Value SignExtendWordToLong(const Value& a);
Value SignExtendHalfToWord(const Value& a);
Value SignExtendByteToWord(const Value& a);
Value ZeroExtendWordToLong(const Value& a);
Value ZeroExtendHalfToWord(const Value& a);
Value ZeroExtendByteToWord(const Value& a);
Value ByteReverseWord(const Value& a);
Value ByteReverseHalf(const Value& a);
Value ByteReverseDual(const Value& a);
Value PackedHalvingAddU8(const Value& a, const Value& b);
2016-11-26 18:12:29 +00:00
Value PackedHalvingAddS8(const Value& a, const Value& b);
2016-11-26 18:27:21 +00:00
Value PackedHalvingSubU8(const Value& a, const Value& b);
2016-11-26 11:28:20 +00:00
Value PackedHalvingAddU16(const Value& a, const Value& b);
2016-11-26 18:12:29 +00:00
Value PackedHalvingAddS16(const Value& a, const Value& b);
2016-11-26 18:27:21 +00:00
Value PackedHalvingSubU16(const Value& a, const Value& b);
Value PackedSaturatedAddU8(const Value& a, const Value& b);
Value PackedSaturatedAddS8(const Value& a, const Value& b);
Value PackedSaturatedSubU8(const Value& a, const Value& b);
Value PackedSaturatedSubS8(const Value& a, const Value& b);
Value PackedSaturatedAddU16(const Value& a, const Value& b);
Value PackedSaturatedAddS16(const Value& a, const Value& b);
Value PackedSaturatedSubU16(const Value& a, const Value& b);
Value PackedSaturatedSubS16(const Value& a, const Value& b);
Value TransferToFP32(const Value& a);
Value TransferToFP64(const Value& a);
Value TransferFromFP32(const Value& a);
Value TransferFromFP64(const Value& a);
Value FPAbs32(const Value& a);
Value FPAbs64(const Value& a);
Value FPAdd32(const Value& a, const Value& b, bool fpscr_controlled);
Value FPAdd64(const Value& a, const Value& b, bool fpscr_controlled);
Value FPDiv32(const Value& a, const Value& b, bool fpscr_controlled);
Value FPDiv64(const Value& a, const Value& b, bool fpscr_controlled);
Value FPMul32(const Value& a, const Value& b, bool fpscr_controlled);
Value FPMul64(const Value& a, const Value& b, bool fpscr_controlled);
Value FPNeg32(const Value& a);
Value FPNeg64(const Value& a);
Value FPSqrt32(const Value& a);
Value FPSqrt64(const Value& a);
Value FPSub32(const Value& a, const Value& b, bool fpscr_controlled);
Value FPSub64(const Value& a, const Value& b, bool fpscr_controlled);
Value FPDoubleToSingle(const Value& a, bool fpscr_controlled);
Value FPSingleToDouble(const Value& a, bool fpscr_controlled);
Value FPSingleToS32(const Value& a, bool round_towards_zero, bool fpscr_controlled);
Value FPSingleToU32(const Value& a, bool round_towards_zero, bool fpscr_controlled);
Value FPDoubleToS32(const Value& a, bool round_towards_zero, bool fpscr_controlled);
Value FPDoubleToU32(const Value& a, bool round_towards_zero, bool fpscr_controlled);
Value FPS32ToSingle(const Value& a, bool round_to_nearest, bool fpscr_controlled);
Value FPU32ToSingle(const Value& a, bool round_to_nearest, bool fpscr_controlled);
Value FPS32ToDouble(const Value& a, bool round_to_nearest, bool fpscr_controlled);
Value FPU32ToDouble(const Value& a, bool round_to_nearest, bool fpscr_controlled);
2016-08-06 17:21:29 +01:00
void ClearExclusive();
void SetExclusive(const Value& vaddr, size_t byte_size);
Value ReadMemory8(const Value& vaddr);
Value ReadMemory16(const Value& vaddr);
Value ReadMemory32(const Value& vaddr);
Value ReadMemory64(const Value& vaddr);
void WriteMemory8(const Value& vaddr, const Value& value);
void WriteMemory16(const Value& vaddr, const Value& value);
void WriteMemory32(const Value& vaddr, const Value& value);
void WriteMemory64(const Value& vaddr, const Value& value);
Value ExclusiveWriteMemory8(const Value& vaddr, const Value& value);
Value ExclusiveWriteMemory16(const Value& vaddr, const Value& value);
Value ExclusiveWriteMemory32(const Value& vaddr, const Value& value);
Value ExclusiveWriteMemory64(const Value& vaddr, const Value& value_lo, const Value& value_hi);
void Breakpoint();
void SetTerm(const Terminal& terminal);
2016-07-07 10:53:09 +01:00
2016-07-01 14:01:06 +01:00
private:
Value Inst(Opcode op, std::initializer_list<Value> args);
2016-07-01 14:01:06 +01:00
};
} // namespace IR
2016-07-01 14:01:06 +01:00
} // namespace Dynarmic