merry
|
bf7d1a17ba
|
Merge pull request #580 from lioncash/shift
thumb32: Implement ASR, LSL, LSR, and ROR register variants
|
2021-02-26 19:07:12 +00:00 |
|
Lioncash
|
9d5505422f
|
thumb32: Implement ADD/SUB (imm 2)
|
2021-02-25 09:56:05 -05:00 |
|
Lioncash
|
68885fdb3c
|
thumb32: Implement SBFX/UBFX
|
2021-02-25 09:37:15 -05:00 |
|
Lioncash
|
7334914047
|
thumb32: Implement BFC/BFI
|
2021-02-25 09:27:05 -05:00 |
|
Lioncash
|
ba7cbe7cf6
|
thumb32: Implement SSAT16/USAT16
|
2021-02-25 09:13:46 -05:00 |
|
Lioncash
|
725d712c88
|
thumb32: Simplify register shift implementations to common function
|
2021-02-23 04:53:50 -05:00 |
|
Lioncash
|
a7a9ed69b7
|
thumb32: Implement ROR (register)
|
2021-02-23 04:52:29 -05:00 |
|
Lioncash
|
abf3548b2a
|
thumb32: Implement ASR (register)
|
2021-02-23 04:43:11 -05:00 |
|
Lioncash
|
e06d4bcbb2
|
thumb32: Implement LSR (register)
|
2021-02-23 04:40:43 -05:00 |
|
Lioncash
|
fdd379a36c
|
thumb32: Implement LSL (register)
|
2021-02-23 04:40:40 -05:00 |
|
merry
|
ac32175eff
|
Merge pull request #579 from lioncash/bxj
thumb32: Implement BXJ
|
2021-02-22 15:01:08 +00:00 |
|
merry
|
e753b223e2
|
Merge pull request #578 from lioncash/hint
thumb32: Implement hint instructions
|
2021-02-22 14:31:49 +00:00 |
|
Lioncash
|
89838c5ce4
|
thumb32: Implement BXJ
We handle this as a regular BX call, given we don't support Jazelle.
|
2021-02-22 07:45:21 -05:00 |
|
Lioncash
|
de8e977bb1
|
thumb32: Implement SEVL
|
2021-02-22 07:34:42 -05:00 |
|
Lioncash
|
a4c9ec645f
|
thumb32: Implement SEV
|
2021-02-22 07:34:42 -05:00 |
|
Lioncash
|
565a20b096
|
thumb32: Implement WFI
|
2021-02-22 07:34:42 -05:00 |
|
Lioncash
|
3dc33c1257
|
thumb32: Implement WFE
|
2021-02-22 07:34:42 -05:00 |
|
Lioncash
|
48fe7afe72
|
thumb32: Implement YIELD
|
2021-02-22 07:34:42 -05:00 |
|
Lioncash
|
a73ea9e111
|
thumb32: Implement NOP
|
2021-02-22 07:34:39 -05:00 |
|
MerryMage
|
29d7cbd899
|
thumb32: Ensure CPSR.IT state is always up to date
|
2021-02-22 00:27:16 +00:00 |
|
MerryMage
|
f5dd7122a2
|
EmitFPVectorMulAdd: Correct optimization flag (Unsafe_UnfuseFMA -> Unsafe_InaccurateNaN)
|
2021-02-21 21:30:20 +00:00 |
|
merry
|
75f4978da5
|
Merge pull request #577 from lioncash/barrier
thumb32: Implement barrier instructions and CLREX
|
2021-02-19 22:51:13 +00:00 |
|
merry
|
4b43dd33c6
|
Merge pull request #576 from lioncash/pbi
thumb32: Implement MOVT/MOVW
|
2021-02-19 22:48:43 +00:00 |
|
Lioncash
|
3890590b4f
|
thumb32: Implement CLREX
|
2021-02-19 00:02:57 -05:00 |
|
Lioncash
|
5543e4f9eb
|
thumb32: Implement ISB
|
2021-02-19 00:01:24 -05:00 |
|
Lioncash
|
085147b5a4
|
thumb32: Implement DMB
|
2021-02-18 23:59:34 -05:00 |
|
Lioncash
|
368a8630e0
|
thumb32: Implement DSB
|
2021-02-18 23:58:12 -05:00 |
|
Lioncash
|
5602db88f4
|
thumb32: Implement MOVW
|
2021-02-18 23:52:06 -05:00 |
|
Lioncash
|
d05c706ff4
|
thumb32: Implement MOVT
|
2021-02-18 23:52:03 -05:00 |
|
MerryMage
|
f568687bd9
|
thumb32: Implement EOR (immediate)
|
2021-02-18 20:51:13 +00:00 |
|
MerryMage
|
8fd7ec3989
|
thumb32: Implement TEQ (immediate)
|
2021-02-18 20:49:06 +00:00 |
|
MerryMage
|
efbc8cef53
|
thumb32: Implement ORN (immediate)
|
2021-02-18 20:48:55 +00:00 |
|
MerryMage
|
08f046036c
|
thumb32: Implement MVN (immediate)
|
2021-02-18 20:19:45 +00:00 |
|
MerryMage
|
cafa687684
|
thumb32: Implement ORR (immediate)
|
2021-02-18 01:28:03 +00:00 |
|
MerryMage
|
b2f0575fee
|
thumb32: Implement MOV (immediate)
|
2021-02-18 01:28:03 +00:00 |
|
MerryMage
|
3dcc882fbf
|
thumb32: Implement BIC (immediate)
|
2021-02-18 01:28:03 +00:00 |
|
MerryMage
|
6f3c5dc1d9
|
thumb32: Implement AND (immediate)
|
2021-02-18 01:28:03 +00:00 |
|
MerryMage
|
5bf676d93e
|
thumb32: Implement TST (immediate)
|
2021-02-18 01:05:45 +00:00 |
|
Sunho Kim
|
069beb5228
|
A32: Add ThumbExpandImm and ThumbExpandImm_C
These are used by many thumb2 instructions
|
2021-02-17 23:45:51 +00:00 |
|
sunho
|
43a1a523f6
|
A32: Fix thumb32 BL and BLX
More fields required
|
2021-02-17 23:18:05 +00:00 |
|
MerryMage
|
df027a7998
|
thumb32: Split thumb32 file into branch and control
|
2021-02-17 23:18:05 +00:00 |
|
merry
|
6f54c9d0b6
|
Merge pull request #562 from emuplz/a64_ic_instructions
A64 IC Instructions
|
2021-02-17 21:51:58 +00:00 |
|
emuplz
|
6d4333c78e
|
fixed data + instruction cache callbacks (w/ tests)
|
2021-02-17 20:38:08 +00:00 |
|
rufi
|
77621a8448
|
implemented other ic instructions
|
2021-02-17 20:38:08 +00:00 |
|
emuplz
|
8728444af8
|
added support for instruction ic ivau
|
2021-02-17 20:38:06 +00:00 |
|
merry
|
95a3e80ff6
|
Merge pull request #575 from lioncash/dpr
thumb32: Implement extension instructions
|
2021-02-17 00:37:25 +00:00 |
|
MerryMage
|
b841ce1df5
|
CMakeLists: Increase maximum bracket depth for Clang
See also: https://reviews.llvm.org/D86936
Bracket depth limits size of fold expression which in turn limits size of std::array initialization via CTAD
|
2021-02-16 20:12:10 +00:00 |
|
Lioncash
|
e0d6b60270
|
thumb32: Implement UXTAB
|
2021-02-10 16:23:54 -05:00 |
|
Lioncash
|
d97369c252
|
thumb32: Implement UXTB
|
2021-02-10 16:22:22 -05:00 |
|
Lioncash
|
ad5d0d7b77
|
thumb32: Implement SXTAB
|
2021-02-10 16:20:43 -05:00 |
|